Hằng, Vũ, and Khoi Huy Do. “Application of Clock Enable Technique in Power Optimization of a 32-Bit Adder on FPGA”. RA Journal of Applied Research 11, no. 11 (November 4, 2025): 973–977. Accessed October 25, 2026. http://www.rajournals.in/index.php/rajar/article/view/1782.